View K4D263238M-QC50_3907400.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

128m ddr sdram k4d263238m - 1 - rev. 1.3 (aug. 2001) 128mbit ddr sdram revision 1.3 august 2001 1m x 32bit x 4 banks with bi-directional data strobe and dll double data rate synchronous ram samsung electronics reserves the right to change products or specification without notice.
128m ddr sdram k4d263238m - 2 - rev. 1.3 (aug. 2001) revision history revision 1.3 (august 2, 2001) ? removed k4d263238m-qc40 with vdd&vddq=2.8v ? changed vdd&vddq of k4d263238m-qc45 from 2.8v to 2.5v. ? changed tck(max) from 7ns to 10ns. revision 1.2 (july 12, 2001) ? corrected cas latency of k4d263238m-qc45 from cl3 to cl4 ? the specification for the 222mhz/250mhz is preliminary one. revision 1.1 (march 5, 2000) ? added k4d263238m-qc40 with vdd&vddq=2.8v ? changed vdd/vddq of k4d263238m-qc45 from 2.5v to 2.8v. accordingly, dc current characteristics values have been changed. - changed cas latency of k4d263238m-qc45 from cl4 to cl3. ? changed twpreh of K4D263238M-QC50 from 0.3tck to 0.25tck
128m ddr sdram k4d263238m - 3 - rev. 1.3 (aug. 2001) revision 1.0 (december 13, 2000) ? defined capacitance values ? chagned trcdwr of k4d263238m-qc60 from 1tck to 2tck revision 0.5 (december 8, 2000) ? changed ac input level from vref + 0.31v to vref + 0.35v ? changed trc/trfc/tras/trp/trcdrd/trcdwr from ns unit based from clock unit based. ? changed v in /v out /v ddq in absolute maximum ratings from -1.0v ~3.6v to -0.5v ~ 3.6v. revision 0.4 (november 29, 2000) - preliminary ? removed k4d263238m-qc40 ? several ac parameters of k4d263238m-qc45 have been changed - changed tdqsq from 0.4ns to 0.45ns. changed tqh from thp-0.6ns to thp-0.45ns. - changed tdqsck & tac from 0.6ns to 0.7ns - changed tdqss from 0.75tck/1.25tck to 0.8tck/1.2tck. accordingly, changed twpreh from 0.25tck to 0.3tck. - changed tds/tdh from 0.4ns to 0.45ns. changed tis/tih from 0.9ns to 1.0ns - corrected tdal from 5tck to 6tck ? several ac parameters of K4D263238M-QC50 have been changed - changed tqh from thp-0.6ns to thp-0.45ns. - changed tdqsck & tac from 0.6ns to 0.7ns - changed tdqss from 0.75tck/1.25tck to 0.8tck/1.2tck. accordingly, changed twpreh from 0.25tck to 0.3tck. - corrected tdal from 5tck to 6tck ? several ac parameters of k4d263238m-qc55 have been changed - changed tdqsq from 0.45ns to 0.5ns. changed toh from thp-0.6ns to thp-0.5ns. - changed tdqsck & tac from 0.6ns to 0.75ns - changed tds/tdh from 0.45ns to 0.5ns. changed tis/tih from 1.0ns to 1.1ns - changed trc/trfc from 60.5ns/71.5ns to 66ns/77ns. changed trp from 16.5ns to 22ns. - corrected trcdwr from 5.5ns to 11ns. corrected tdal from 5tck to 6tck ? changed tqh of k4d263238m-qc60 from thp-0.75ns to thp-0.5ns ? add dc characteristics value ? define v ih (max) / v il (min) as a note in power & dc operating condition table ? changed refresh cycle time from 16ms to 32ms.accordingly, tref has been changed from 3.9us to 7.8us. ? changed i il ,i ol test condition from 0v < v in < v dd +0.3v to 0v < v in < v dd . revision 0.3 (june 8, 2000) ? removed block write function revision 0.2 (april 10, 2000) ? separated trcd into trcdrd and trcdwr - trcdrd: row to column delay for read - trcdwr: row to column delay at write revision 0.1 (march 16, 2000) ? define the spec based on vdd&vddq=2.5v ? maximum target frequency upto 250mhz@cl4 ? removed write interrupt by read function revision 0.0 (december 27, 1999) - target spec ? defined target specification
128m ddr sdram k4d263238m - 4 - rev. 1.3 (aug. 2001) the k4d263238 is 134,217,728 bits of hyper synchronous data rate dynamic ram organized as 4 x 1,048,576 words by 32 bits, fabricated with samsung s high performance cmos technology. synchronous features with data strobe allow extremely high performance up to 1.8gb/s/chip. i/o transactions are possible on both edges of the clock cycle. range of operating frequencies, programmable burst length and programmable latencies allow the device to be useful for a variety of high performance memory system applications. ? 2.5v 5% power supply ? sstl_2 compatible inputs/outputs ? 4 banks operation ? mrs cycle with address key programs -. read latency 3 ,4 (clock) -. burst length (2, 4, 8 and full page) -. burst type (sequential & interleave) ? full page burst length for sequential burst type only ? start address of the full page burst should be even ? all inputs except data & dm are sampled at the positive going edge of the system clock ? differential clock input ? no write interrupted by read function general description features ? data i/o transactions on both edges of data strobe ? dll aligns dq and dqs transitions with clock transition ? edge aligned data & data strobe output ? center aligned data & data strobe input ? dm for write masking only ? auto & self refresh ? 32 ms refresh period ( 4 k cycle) ? 100pin tqfp package ? maximum clock frequency up to 222mhz ? maximum data rate up to 444mbps/pin for 1m x 32bit x 4 bank ddr sdram 1m x 32bit x 4 banks double data rate synchronous ram with bi-directional data strobe and dll ordering information part no. max freq. max data rate interface package k4d263238m-qc45 222mhz 444mbps/pin sstl_2 100 tqfp K4D263238M-QC50 200mhz 400mbps/pin k4d263238m-qc55 183mhz 366mbps/pin k4d263238m-qc60 166mhz 333mbps/pin
128m ddr sdram k4d263238m - 5 - rev. 1.3 (aug. 2001) pin configuration (top view) pin description ck, ck differential clock input ba 0 , ba 1 bank select address cke clock enable a 0 ~a 1 1 address input cs chip select dq 0 ~ dq 31 data input/output ras row address strobe v dd power cas column address strobe v ss ground we write enable v ddq power for dq s dqs data strobe v ssq ground for dq s dmi data mask mcl must connect low rfu reserved for future use dq29 vssq dq30 dq31 vss vddq n.c n.c n.c n.c n.c vssq rfu dqs vddq vdd dq0 dq1 vssq dq2 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 d q 3 v d d q d q 4 d q 5 v s s q d q 6 d q 7 v d d q d q 1 6 d q 1 7 v s s q d q 1 8 d q 1 9 v d d q v d d v s s d q 2 0 d q 2 1 v s s q d q 2 2 d q 2 3 v d d q d m 0 d m 2 w e c a s r a s c s b a 0 b a 1 1 2 3 4 5 6 7 8 9 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 2 4 2 5 2 6 2 7 2 8 2 9 3 0 a7 a6 a5 a4 vss a9 n.c n.c n.c n.c n.c n.c n.c a11 a10 vdd a3 a2 a1 a0 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 100 pin tqfp 20 x 14 mm 2 0.65 mm pin pitch d q 2 8 v d d q d q 2 7 d q 2 6 v s s q d q 2 5 d q 2 4 v d d q d q 1 5 d q 1 4 v s s q d q 1 3 d q 1 2 v d d q v s s v d d d q 1 1 d q 1 0 v s s q d q 9 d q 8 v d d q v r e f d m 3 d m 1 c k c k c k e m c l a 8 ( a p ) 8 0 7 9 7 8 7 7 7 6 7 5 7 4 7 3 7 2 7 1 7 0 6 9 6 8 6 7 6 6 6 5 6 4 6 3 6 2 6 1 6 0 5 9 5 8 5 7 5 6 5 5 5 4 5 3 5 2 5 1
128m ddr sdram k4d263238m - 6 - rev. 1.3 (aug. 2001) input/output functional description *1 : the timing reference point for the differential clocking is the cross point of ck and ck . for any applications using the single ended clocking, apply v ref to ck pin. symbol type function ck, ck *1 input the differential system clock input. all of the inputs are sampled on the rising edge of the clock except dq s and dm s that are sampled on both edges of the dqs. cke input activates the ck signal when high and deactivates the ck signal when low. by deactivating the clock, cke low indicates the power down mode or self refresh mode. cs input cs enables the command decoder when low and disabled the com- mand decoder when high. when the command decoder is disabled, new commands are ignored but previous operations continue. ras input latches row addresses on the positive going edge of the ck with ras low. enables row access & precharge. cas input latches column addresses on the positive going edge of the ck with cas low. enables column access. we input enables write operation and row precharge. latches data in starting from cas , we active. dqs input/output data input and output are synchronized with both edge of dqs. dm 0 ~ dm 3 input data in mask. data in is masked by dm latency=0 when dm is high in burst write. dm 0 for dq 0 ~ dq 7, dm 1 for dq 8 ~ dq 15, dm 2 for dq 16 ~ dq 23, dm 3 for dq 24 ~ dq 31. dq 0 ~ dq 31 input/output data inputs/outputs are multiplexed on the same pins. ba 0 , ba 1 input selects which bank is to be active. a 0 ~ a 1 1 input row/column addresses are multiplexed on the same pins. row addresses : ra 0 ~ ra 1 1 , column addresses : ca 0 ~ ca 7 . column address ca 8 is used for auto precharge. v dd /v ss power supply power and ground for the input buffers and core logic. v ddq /v ssq power supply isolated power supply and ground for the output buffers to provide improved noise immunity. v ref power supply reference voltage for inputs, used for sstl interface. mcl must connect low must connect low
128m ddr sdram k4d263238m - 7 - rev. 1.3 (aug. 2001) block diagram (1mbit x 32i/o x 4 bank) bank select timing register a d d r e s s r e g i s t e r r e f r e s h c o u n t e r r o w b u f f e r r o w d e c o d e r c o l . b u f f e r data input register serial to parallel 1m x32 1m x32 1m x32 1m x32 s e n s e a m p 2 - b i t p r e f e t c h o u t p u t b u f f e r i / o c o n t r o l column decoder latency & burst length programming register s t r o b e g e n . ck, ck add r lcke ck, ck cke cs ras cas we dmi ldmi ck, ck lcas lras lcbr lwe lwcbr l r a s l c b r ck, ck 64 64 32 32 lwe ldmi x32 dqi data strobe intput buffer dll
128m ddr sdram k4d263238m - 8 - rev. 1.3 (aug. 2001) ? power-up sequence ddr sdrams must be powered up and initialized in a predefined manner to prevent undefined operations. 1. apply power and keep cke at low state (all other inputs may be undefined) - apply vdd before vddq . - apply vddq before vref & vtt 2. start clock and maintain stable condition for minimum 200us. 3. the minimum of 200us after stable power and clock(ck, ck ), apply nop and take cke to be high. 4. issue precharge command for all banks of the device. 5. issue a emrs command to enable dll *1 6. issue a mrs command to reset dll. the additional 200 clock cycles are required to lock the dll. * 1,2 7. issue precharge command for all banks of the device. 8. issue at least 2 or more auto-refresh commands. 9. issue a mode register set command with a8 to low to initialize the mode register. *1 the additional 200cycles of clock input is required to lock the dll after enabling dll. *2 sequence of 6&7 is regardless of the order. functional description power up & initialization sequence command 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 trp 2 clock min. precharge all banks 2nd auto refresh mode register set any command t rfc 1st auto refresh t rfc emrs mrs 2 clock min. dll reset ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ precharge all banks t rp ck ck inputs must be stable for 200 us ~ ~ 200 clock min. ~ ~ 2 clock min.
128m ddr sdram k4d263238m - 9 - rev. 1.3 (aug. 2001) the mode register stores the data for controlling the various operating modes of ddr sdram. it programs cas latency, addressing mode, burst length, test mode, dll reset and various vendor specific options to make ddr sdram useful for variety of different applications. the default value of the mode register is not defined, therefore the mode register must be written after emrs setting for proper operation. the mode register is written by asserting low on cs , ras , cas and we (the ddr sdram should be in active mode with cke already high prior to writing into the mode register). the state of address pins a 0 ~ a 11 and ba 0 , ba 1 in the same cycle as cs , ras , cas and we going low is written in the mode register. minimum two clock cycles are requested to complete the write operation in the mode register. the mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. the mode register is divided into various fields depending on functionality. the burst length uses a 0 ~ a 2 , addressing mode uses a 3 , cas latency(read latency from column address) uses a 4 ~ a 6 . a 7 is used for test mode. a 8 is used for dll reset. a 7, a 8 , ba 0 and ba 1 must be set to low for normal mrs operation. refer to the table for specific codes for various burst length, addressing modes and cas latencies. mode register set(mrs) address bus mode cas latency a 6 a 5 a 4 latency 0 0 0 reserve d 0 0 1 reserve d 0 1 0 reserved 0 1 1 3 1 0 0 4 1 0 1 reserve d 1 1 0 reserve d 1 1 1 reserve d burst length a 2 a 1 a 0 burst type sequential interleave 0 0 0 reserve reserve 0 0 1 2 2 0 1 0 4 4 0 1 1 8 8 1 0 0 reserve reserve 1 0 1 reserve reserve 1 1 0 reserve reserve 1 1 1 full page reserve burst type a 3 type 0 sequential 1 interleave * rfu(reserved for future use) should stay "0" during mrs cycle. mrs cycle command *1: mrs can be issued only at all banks precharge state. *2: minimum t rp is required to issue mrs command. ck, ck precharge nop nop mrs nop nop 2 0 1 5 3 4 8 6 7 any nop all banks command t rp t mrd =2 t ck ba 1 ba 0 a 11 a 10 a 9 a 8 a 7 a 6 a 5 a 4 a 3 a 2 a 1 a 0 rfu 0 rfu dll tm cas latency bt burst length ba 0 a n ~ a 0 0 mrs 1 emrs dll a 8 dll reset 0 no 1 yes test mode a 7 mode 0 normal 1 test register nop
128m ddr sdram k4d263238m - 10 - rev. 1.3 (aug. 2001) the extended mode register stores the data for enabling or disabling dll and selecting output driver strength. the default value of the extended mode register is not defined, therefore the extend mode register must be written after power up for enabling or disabling dll. the extended mode register is written by asserting low on cs , ras , cas , we and high on ba0(the ddr sdram should be in all bank precharge with cke already high prior to writing into the extended mode register). the state of address pins a0, a2 ~ a5, a7 ~ a11 and ba1 in the same cycle as cs , ras , cas and we going low are written in the extended mode register. a1 and a6 are used for setting driver strength to weak or matched imped- ance. two clock cycles are required to complete the write operation in the extended mode register. the mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. a0 is used for dll enable or disable. ?high? on ba0 is used for emrs. all the other address pins except a0,a1,a6 and ba0 must be set to low for proper emrs operation. refer to the table for specific codes. a 0 dll enable 0 enable 1 disable ba 0 a n ~ a 0 0 mrs 1 emrs figure 7. extend mode register set extended mode register set(emrs) address bus extended ba 1 ba 0 a 11 a 10 a 9 a 8 a 7 a 6 a 5 a 4 a 3 a 2 a 1 a 0 rfu 1 rfu d.i.c rfu d.i.c dll mode register * rfu(reserved for future use) should stay "0" during emrs cycle. a 6 a 1 output driver impedance control 0 1 weak 60% of full drive strength 1 1 matched impedance 30% of full drive strength
128m ddr sdram k4d263238m - 11 - rev. 1.3 (aug. 2001) absolute maximum ratings parameter symbol value unit voltage on any pin relative to vss v in , v out -0.5 ~ 3.6 v voltage on v dd supply relative to vss v dd -1.0 ~ 3.6 v voltage on v dd supply relative to vss v ddq -0.5 ~ 3.6 v storage temperature t stg -55 ~ +150 c power dissipation p d 2.0 w short circuit current i os 50 ma permanent device damage may occur if absolute maximum ratings are exceeded. functional operation should be restricted to recommended operating condition. exposure to higher than recommended voltage for extended periods of time could affect device reliability. note : power & dc operating conditions(sstl_2 in/out) recommended operating conditions(voltage referenced to v ss =0v, t a =0 to 65 c) parameter symbol min typ max unit note device supply voltage v dd 2.375 2.50 2.625 v 1 output supply voltage v ddq 2.375 2.50 2.625 v 1 reference voltage v ref 0.49*v ddq - 0.51*v ddq v 2 termination voltage vtt v ref -0.04 v ref v ref +0.04 v 3 input logic high voltage v ih v ref +0.15 - v ddq +0.30 v 4 input logic low voltage v il -0.30 - v ref -0.15 v 5 output logic high voltage v oh vtt+0.76 - - v i oh =-15.2ma output logic low voltage v ol - - vtt-0.76 v i ol =+15.2ma input leakage current i il -5 - 5 ua 6 output leakage current i ol -5 - 5 ua 6 1. under all conditions v ddq must be less than or equal to v dd . 2. v ref is expected to equal 0.50*v ddq of the transmitting device and to track variations in the dc level of the same. peak to peak noise on the v ref may not exceed + 2% of the dc value. thus, from 0.50*v ddq , v ref is allowed + 25mv for dc error and an additional + 25mv for ac noise. 3. v tt of the transmitting device must track v ref of the receiving device. 4. v ih (max.)= v ddq +1.5v for a pulse and it which can not be greater than 1/3 of the cycle rate. 5. v il (min.)= -1.5v for a pulse width and it can not be greater than 1/3 of the cycle rate. 6. for any pin under test input of 0v v in v dd is acceptable. for all other pins that are not under test v in =0v. note :
128m ddr sdram k4d263238m - 12 - rev. 1.3 (aug. 2001) dc characteristics note: 1. measured with outputs open. 2. refresh period is 32ms. parameter sym- bol test condition version unit note -45* -50 -55 -60 operating current (one bank active) i cc1 burst lenth=2 t rc 3 t rc (min) i ol =0ma, t cc = t cc (min) 310 260 260 260 ma 1 precharge standby current in power-down mode i cc2 p cke v il (max), t cc = t cc (min) 90 80 ma precharge standby current in non power-down mode i cc2 n cke 3 v ih (min), cs 3 v ih (min), t cc = t cc (min). 155 135 130 125 ma active standby current power-down mode i cc3 p cke v il (max), t cc = t cc (min) 105 95 ma active standby current in in non power-down mode i cc3 n cke 3 vih(min), cs 3 vih(min), t cc = t cc (min) . 190 160 150 140 ma operating current ( burst mode) i cc4 i ol =0ma , t cc = t cc (min), page burst, all banks activated. 660 550 500 460 ma refresh current i cc5 t rc 3 t rfc (min) 380 330 320 320 ma 2 self refresh current i cc6 cke 0.2v 5 4 ma recommended operating conditions unless otherwise noted, t a =0 to 65 c) ac input operating conditions recommended operating conditions(voltage referenced to v ss =0v, v dd / v ddq =2.5v + 5% , t a =0 to 65 c) parameter symbol min typ max unit note input high (logic 1) voltage; dq v ih v ref +0.35 - - v input low (logic 0) voltage; dq v il - - v ref -0.35 v clock input differential voltage; ck and ck v id 0.7 - v ddq +0.6 v 1 clock input crossing point voltage; ck and ck v ix 0.5*v ddq -0.2 - 0.5*v ddq +0.2 v 2 1. v id is the magnitude of the difference between the input level on ck and the input level on ck 2. the value of v ix is expected to equal 0.5*v ddq of the transmitting device and must track variations in the dc level of the same note :
128m ddr sdram k4d263238m - 13 - rev. 1.3 (aug. 2001) ac operating test conditions ( v dd / v ddq =2.5v + 5% , t a = 0 to 65 c) parameter value unit note input reference voltage for ck(for single ended) 0.50*v ddq v ck and ck signal maximum peak swing 1.5 v ck signal minimum slew rate 1.0 v/ns input levels(v ih /v il ) v ref +0.35/v ref -0.35 v input timing measurement reference level v ref v output timing measurement reference level v tt v output load condition see fig.1 r t =50 w output c load =30pf (fig. 1) output load circuit z0=50 w v ref =0.5*v ddq v tt =0.5*v ddq decoupling capacitance guide line recommended decoupling capacitance added to power line at board. parameter symbol value unit decoupling capacitance between v dd and v ss c dc1 0.1 + 0.01 uf decoupling capacitance between v ddq and v ssq c dc2 0.1 + 0.01 uf 1. v dd and v ddq pins are separated each other. all v dd pins are connected in chip. all v ddq pins are connected in chip. 2. v ss and v ssq pins are separated each other all v ss pins are connected in chip. all v ssq pins are connected in chip. note : capacitance (v dd =2.5v, t a = 25 c, f=1mhz) parameter symbol min max unit input capacitance( ck, ck ) c in1 1.0 5.0 pf input capacitance(a 0 ~a 10 , ba 0 ~ba 1 ) c in2 1.0 4.0 pf input capacitance ( cke, cs , ras , cas , we ) c in3 1.0 4.0 pf data & dqs input/output capacitance(dq 0 ~dq 31 ) c out 1.0 6.0 pf input capacitance(dm0 ~ dm3) c in4 1.0 6.0 pf
128m ddr sdram k4d263238m - 14 - rev. 1.3 (aug. 2001) 1 3 4 6 7 tcl tck hi-z hi-z ck, ck dqs dq cs dm 2 5 tis tih 8 tds tdh 0 1 trpst trpre db0 db1 tdqss tdqsh tch da1 da2 twpst command reada writeb tdqsq t wpres t wpreh tdqsck tac ac characteristics simplified timing @ bl=2, cl=3 parameter symbol -45* -50 -55 -60 unit note min max min max min max min max ck cycle time cl=3 t ck - 10 5.0 10 5.5 10 6.0 10 ns cl=4 4.5 ns ck high level width t ch 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 tck ck low level width t cl 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 tck dqs out access time from ck t dqsck -0.7 +0.7 -0.7 +0.7 -0.75 +0.75 -0.75 +0.75 ns output access time from ck t ac -0.7 +0.7 -0.7 +0.7 -0.75 +0.75 -0.75 +0.75 ns data strobe edge to dout edge t dqsq - +0.45 - +0.45 - +0.5 - +0.5 ns 1 read preamble t rpre 0.9 1.1 0.9 1.1 0.9 1.1 0.9 1.1 tck read postamble t rpst 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 tck ck to valid dqs-in t dqss 0.8 1.2 0.8 1.2 0.75 1.25 0.75 1.25 tck dqs-in setup time t wpres 0 - 0 - 0 - 0 - ns dqs-in hold time t wpreh 0.25 - 0.25 - 0.25 - 0.25 - tck dqs write postamble t wpst 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 tck dqs-in high level width t dqsh 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 tck dqs-in low level width t dqsl 0.4 0.6 0.4 0.6 0.4 0.6 0.4 0.6 tck address and control input setup t is 1.0 - 1.0 - 1.1 - 1.1 - ns address and control input hold t ih 1.0 - 1.0 - 1.1 - 1.1 - ns dq and dm setup time to dqs t ds 0.45 - 0.45 - 0.5 - 0.5 - ns dq and dm hold time to dqs t dh 0.45 - 0.45 - 0.5 - 0.5 - ns clock half period t hp tclmin or tchmin - tclmin or tchmin - tclmin or tchmin - tclmin or tchmin - ns 1 data output hold time from dqs t qh thp-0.45 - thp-0.45 - thp-0.5 - thp-0.5 - ns 1
128m ddr sdram k4d263238m - 15 - rev. 1.3 (aug. 2001) note 1 : - the jedec ddr specification currently defines the output data valid window(tdv) as the time period when the data strobe and all data associated with that data strobe are coincidentally valid. - the previously used definition of tdv(=0.35tck) artificially penalizes system timing budgets by assuming the worst case output valid window even then the clock duty cycle applied to the device is better than 45/55% - a new ac timing term, tqh which stands for data output hold time from dqs is defined to account for clock duty cycle variation and replaces tdv - tqhmin = thp-x where . thp=minimum half clock period for any given cycle and is defined by clock high or clock low time(tch,tcl) . x=a frequency dependent timing allowance account for tdqsqmax tqh timing (cl3, bl2) 1 3 4 thp ck, ck dqs dq cs 2 5 0 1 command reada tqh da0 tdqsq(max) tdqsq(max) da1
128m ddr sdram k4d263238m - 16 - rev. 1.3 (aug. 2001) ac characteristics (i) note :1 for normal write operation, even numbers of din are to be written inside dram parameter symbol -45* -50 -55 -60 unit note min max min max min max min max row cycle time t rc 13 - 12 - 12 - 10 - tck refresh row cycle time t rfc 15 - 14 - 14 - 12 - tck row active time t ras 9 100k 8 100k 8 100k 7 100k tck ras to cas delay for read t rcdrd 4 - 4 - 4 - 3 - tck ras to cas delay for write t rcdwr 2 2 2 - 2 - tck row precharge time t rp 4 - 4 - 4 - 3 - tck row active to row active t rrd 2 - 2 - 2 - 2 - tck last data in to row precharge t wr 2 - 2 - 2 - 2 - tck 1 last data in to read com- mand t cdlr 2 - 2 - 2 - 2 - tck 1 col. address to col. address t ccd 1 - 1 - 1 - 1 - tck mode register set cycle time t mrd 2 - 2 - 2 - 2 - tck auto precharge write recovery + precharge t dal 6 - 6 - 6 - 5 - tck exit self refresh to read com- t xsr 200 - 200 - 200 - 200 - tck power down exit time t pdex 1tck+tis - 1tck+tis - 1tck+tis - 1tck+tis - ns refresh interval time t ref 7.8 - 7.8 - 7.8 - 7.8 - us
128m ddr sdram k4d263238m - 17 - rev. 1.3 (aug. 2001) ac characteristics (ii) * k4d263238m-qc45* frequency cas latency trc trfc tras trcdrd trcdwr trp trrd unit 222mhz ( 4.5ns ) 4 13 15 9 4 2 4 2 tck 200mhz ( 5.0ns ) 3 12 14 8 4 2 4 2 tck 183mhz ( 5.5ns ) 3 12 14 8 4 2 4 2 tck 166mhz ( 6.0ns ) 3 10 12 7 3 2 3 2 tck 143mhz ( 7.0ns ) 3 9 11 6 3 2 3 2 tck K4D263238M-QC50 frequency cas latency trc trfc tras trcdrd trcdwr trp trrd unit 200mhz ( 5.0ns ) 3 12 14 8 4 2 4 2 tck 183mhz ( 5.5ns ) 3 12 14 8 4 2 4 2 tck 166mhz ( 6.0ns ) 3 10 12 7 3 2 3 2 tck 143mhz ( 7.0ns ) 3 9 11 6 3 2 3 2 tck k4d263238m-qc55 frequency cas latency trc trfc tras trcdrd trcdwr trp trrd unit 183mhz ( 5.5ns ) 3 12 14 8 4 2 4 2 tck 166mhz ( 6.0ns ) 3 10 12 7 3 2 3 2 tck 143mhz ( 7.0ns ) 3 9 11 6 3 2 3 2 tck k4d263238m-qc60 frequency cas latency trc trfc tras trcdrd trcdwr trp trrd unit 166mhz ( 6.0ns ) 3 10 12 7 3 2 3 2 tck 143mhz ( 7.0ns ) 3 9 11 6 3 2 3 2 tck (unit : number of clock)
128m ddr sdram k4d263238m - 18 - rev. 1.3 (aug. 2001) 0 1 2 3 4 5 6 7 8 baa ra ra trcd activea activeb writea writeb db0 db1 db3 13 14 15 16 17 18 19 20 21 baa bab ca cb baa ca 9 10 11 12 prech baa 22 ra da0 da1 da2 da3 normal write burst (@ bl=4) multi bank interleaving write burst (@ bl=4) baa ra ra bab rb rb db2 tras trc trp trrd command dqs dq we dm ck, ck a8/ap addr (a0~a7, ba[1:0] a9~,a11) activea writea da0 da1 da2 da3 simplified timing(2) @ bl=4, cl=3
128m ddr sdram k4d263238m - 19 - rev. 1.3 (aug. 2001) 0.825 0 . 5 7 5 0.65 0.13 max package dimensions (tqfp) dimensions in millimeters 0.10 max 0 ~ 7 17.20 0.20 14.00 0.10 23.20 0.20 1.00 0.10 1.20 max * 0.05 min 0.80 0.20 #1 0.09~0.20 #100 0.30 0.08 20.00 0.10

▲Up To Search▲

Price & Availability of K4D263238M-QC50

	To Download K4D263238M-QC50 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .